

## IN THE ABSTRACT:

Please add the following Abstract.

a4  
-- A method and apparatus within a television receiver for electronically aligning signals within the receiver by controlling support circuitry for an IF module. A control voltage source controls both video alignment and picture IF (PIF) mute functions. The DAC is coupled to a video level control circuit within the video amplifier circuitry of the television receiver. The control signal controls both the video level as well as a PIF mute circuit.--


## REMARKS

The specification has been amended to include a reference to the priority applications and to delete reference to Figures 7 and 8 (which is an inadvertent error as there are no Figures 7 and 8).

To meet the requirements of the United States, the Abstract (as amended by the Search Report in the PCT application) is added.

No fee is believed to have been incurred by virtue of this amendment. However if a fee is incurred on the basis of this amendment, please charge such fee against deposit account 07-0832

Respectfully submitted,  
Daniel Mark Hutchinson



Robert D. Shedd  
Attorney for Applicant  
Registration No. 36,269  
609/734-9517

THOMSON multimedia Licensing Inc.  
Patent Operation  
PO Box 5312  
Princeton, NJ 08543-5312

January 27, 2001

MARKED UP VERSION OF THE AMENDED SPECIFICATION

On Page 1, please amend the first paragraph as follows:

-- This application claims the benefit of U.S. provisional application serial no. 60/102,429 filed September 30, 1998, which is hereby incorporated herein by reference, and which claims the benefit under 35 U.S.C. § 365 of International Application PCT/US99/22760 filed September 30, 1999, which was published in accordance with PCT Article 21(2) on April 6, 2000 in English.--

On Page 3, please amend lines 1-13 as follows:

-- FIG. 5A is a graphical depiction of an output signal of the video level control circuit for relatively low DAC values;

FIG. 5B is a graphical depiction of an output signal of the video level control circuit for relatively high DAC values;

FIG. 6 is a graph of the control voltage ( $V_c$ ) versus video output level for the circuit of FIG. 5;

FIG. 7 is a schematic diagram of a video amplifier; and

FIG. 8 is a graph of the control voltage (DAC value) versus sync-tip level produced by the video amplifier of FIG. 7. --

09806244-032704  
T02250-4220880